stepan
/
dynare
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
dynare/tests/histval_initval_file
History
Sébastien Villemot fcb52478e4
Preprocessor: replace exogenous with lead/lags by auxiliary variables in deterministic models 
Several tests need to be adapted, because they were implicitly making the
assumption that there is no auxiliary variable.

Incidentally, this closes #1731. This commit therefore also removes the
workaround introduced in 0391dbbeb1.
 		2020-11-09 16:34:12 +01:00
..
my_assert.m fix histval_initval_file unit tests 2020-09-20 11:11:26 +02:00
ramst_data.mod Preprocessor: replace exogenous with lead/lags by auxiliary variables in deterministic models 2020-11-09 16:34:12 +01:00
ramst_data.xls Refactoring of initval_file and histval_file 2020-05-14 16:45:54 +02:00
ramst_data.xlsx Refactoring of initval_file and histval_file 2020-05-14 16:45:54 +02:00
ramst_datafile.mod Refactoring of initval_file and histval_file 2020-05-14 16:45:54 +02:00
ramst_histval_file.mod Refactoring of initval_file and histval_file 2020-05-14 16:45:54 +02:00
ramst_initval_file.mod Refactoring of initval_file and histval_file 2020-05-14 16:45:54 +02:00
ramst_initval_file_data.m Refactoring of initval_file and histval_file 2020-05-14 16:45:54 +02:00
sim_exo_lead_lag.mod Refactoring of initval_file and histval_file 2020-05-14 16:45:54 +02:00
sim_exo_lead_lag_histvalf.mod Refactoring of initval_file and histval_file 2020-05-14 16:45:54 +02:00
sim_exo_lead_lag_initvalf.mod Testsuite: MATLAB R2014a compatibility fixes 2020-10-08 17:26:17 +02:00
sim_histvalf_stoch_simul.mod Refactoring of initval_file and histval_file 2020-05-14 16:45:54 +02:00